|国家预印本平台
首页|碳化硅深双沟槽超结MOSFET性能仿真

碳化硅深双沟槽超结MOSFET性能仿真

中文摘要英文摘要

碳化硅(SiC)MOSFET因其高耐压、低损耗特性成为高压功率器件的理想选择。SiC MOSFET与同耐压级别的Si IGBT相比, 具有开关损耗低、开关频率高、工作温度高等优点。论文提出一种载流子存储层(CSL)与全超结协同设计的深双沟槽超结SiC MOSFET(DDT-SJMOSFET),通过TCAD仿真系统分析了CSL层掺杂浓度、厚度及超结掺杂浓度对器件电学特性的影响规律。结果表明引入CSL层通过重构载流子浓度梯度,有效抑制超结电荷失衡,结合全超结设计在维持开关特性的同时优化导通与耐压性能。根据对比分析,在CSL厚度1.4μm、掺杂浓度4.8×10^16cm^-3、超结掺杂浓度4.0×10^16cm^-3时,击穿电压、亚阈值摆幅、阈值电压等电学特性变化趋于稳定,比导通电阻稳定在2.3mΩ cm^2。

Silicon carbide (SiC) MOSFETs are an ideal choice for high-voltage power devices due to their high breakdown voltage and low-loss characteristics. Compared to silicon IGBTs with equivalent voltage ratings, SiC MOSFETs exhibit advantages such as lower switching loss, higher switching frequency, and superior high-temperature operation capabilities. This paper proposes a deep double-trench superjunction SiC MOSFET (DDT-SJMOSFET) featuring a co-designed carrier storage layer (CSL) and full superjunction structure. The influence of CSL doping concentration, thickness, and superjunction doping concentration on the device\'s electrical characteristics was systematically analyzed through TCAD simulations. The results demonstrate that the introduction of the CSL layer effectively suppresses superjunction charge imbalance by reconstructing carrier concentration gradients, while the integrated full superjunction design optimizes conduction and voltage-blocking performance while maintaining switching characteristics. Comparative analysis reveals that under specific parameters: CSL thickness of 1.4 μm, CSL doping concentration of 4.8×10^16 cm^-3, and superjunction doping concentration of 4.0×10^16 cm^-3,the key electrical characteristics such as breakdown voltage, subthreshold swing, and threshold voltage stabilize, with the specific on-resistance remaining at 2.3 mΩ cm^2.

留庆修、夏晓川

大连理工大学集成电路学院,大连 116620大连理工大学集成电路学院,大连 116620

半导体技术高电压技术

碳化硅超结深双沟槽MOSFET

SiCSJDDTMOSFET

留庆修,夏晓川.碳化硅深双沟槽超结MOSFET性能仿真[EB/OL].(2025-05-07)[2025-05-09].http://www.paper.edu.cn/releasepaper/content/202505-7.点此复制

评论