|国家预印本平台
首页|Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges

Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges

Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges

来源:Arxiv_logoArxiv
英文摘要

3D die stacking and 2.5D interposer design are promising technologies to improve integration density, performance and cost. Current approaches face serious issues in dealing with emerging security challenges such as side channel attacks, hardware trojans, secure IC manufacturing and IP piracy. By utilizing intrinsic characteristics of 2.5D and 3D technologies, we propose novel opportunities in designing secure systems. We present: (i) a 3D architecture for shielding side-channel information; (ii) split fabrication using active interposers; (iii) circuit camouflage on monolithic 3D IC, and (iv) 3D IC-based security processing-in-memory (PIM). Advantages and challenges of these designs are discussed, showing that the new designs can improve existing countermeasures against security threats and further provide new security features.

Peng Gu、Shuangchen Li、Dylan Stow、Russell Barnes、Liu Liu、Yuan Xie、Eren Kursshan

半导体技术微电子学、集成电路

Peng Gu,Shuangchen Li,Dylan Stow,Russell Barnes,Liu Liu,Yuan Xie,Eren Kursshan.Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges[EB/OL].(2025-08-26)[2025-09-05].https://arxiv.org/abs/2508.19309.点此复制

评论