|国家预印本平台
首页|基于DSP与FPGA的雷达信号分选系统的硬件设计

基于DSP与FPGA的雷达信号分选系统的硬件设计

he Designation of a Radar Signal Sorting Circuit System based on DSP and FPGA

中文摘要英文摘要

对雷达信号的分选识别,是现代电子对抗中非常重要的环节之一,识别出敌方雷达的类型,才能有效的对敌方雷达进行干扰。随着现代电子技术的发展,可编程器件(Field Programmable Gate Array—FPGA)越来越多的应用到实际中,数字信号处理器(Digital Signal Processor—DSP)的性能也不断提升,本文介绍一种利用DSP和FPGA搭建的硬件平台,实现雷达信号分选电路。

In this paper, a hardware design of radar signal sorting circuit system is presented. The sorting of radar pulses, is one of the most important part of modern electronic countermeasures. Only recognize the type of the enemy radar can we interfere enemy’s radar effectively. With modern electronic technology, Field Programmable Gate Array (FPGA) is more and more popular with electronic designer. Also, the performance of Data Signal Processor (DSP) has improved. This paper presents a circuitry using DSP and FPGA to realize the sorting circuit of radar signal.

张国强、郜丽鹏

雷达电子对抗电子电路

雷达信号分选SPFPGA

sortingradar signalSPFPGA

张国强,郜丽鹏.基于DSP与FPGA的雷达信号分选系统的硬件设计[EB/OL].(2009-09-27)[2025-08-19].http://www.paper.edu.cn/releasepaper/content/200909-751.点此复制

评论